

Piecewise Linear, Large Signal model for BJTCut-off

$$I_B = 0, V_{BE} < V_{D0}$$

$$I_C = I_E = 0$$

for PNP transistors

$$V_{BE} \rightarrow V_{EB}$$

$$V_{CE} \rightarrow V_{EC}$$

Active

$$V_{BE} = V_{D0}, I_B \geq 0$$

$$I_C = \beta I_B, V_{CE} > V_{D0}$$

can ignore Early effect (5% error)

if necessary to include it, use $I_C = \beta I_B \left(1 + \frac{V_{CE}}{V_A}\right)$ for soft saturation, ($V_{CE} \geq 0.4V$) $I_C \approx \beta I_B$ we can use $V_{CE} \geq 0.4V$ instead of $V_{CE} \geq V_{D0}$

However - difficult to design in this region



- we will still use $V_{CE} \geq V_{D0}$ in this course

Model for saturation mode is complicated - we will use piecewise linear

Saturation mode ($0.15 V_{CE} \leq 0.3V$)

$$V_{BE} = V_{D0}, I_B > 0$$

$$V_{CE} \approx \underline{V_{sat}}, I_C \leq \beta I_B$$

use 0.2V for V_{sat} 

How to solve BJT circuits

Just like diode - assume a state, then check assumptions

- Write KVL for BE terminals
- Write KVL for CE terminals
- assume cut-off (simplest)
 - set $i_B = 0$
 - calculate V_{BE} from BE-KVL
 - * - if $V_{BE} < V_{D0}$, BJT is in cut-off
 - set $i_C = i_E = 0$
 - calculate V_{CE} from CE-KVL $\rightarrow$ you are done
 - * - if $V_{BE} > V_{D0}$, BJT is not in cut-off
- assume linear mode
 - set $i_E \approx i_C = \beta i_B$
 - calculate V_{CE} from CE-KVL
 - * - if $V_{CE} > V_{D0}$, BJT is in active mode $\rightarrow$ you are done
 - * - if $V_{CE} < V_{D0}$, BJT is not in active mode - it is in saturation
 - set $V_{CE} = V_{sat}$
 - calculate i_C from CE-KVL
 - check that $i_C < \beta i_B$

For PNP transistors, substitute V_{BE} with V_{EB}
 V_{CE} with V_{EC}

Note that V_{BC} not used

In active mode $i_E = i_C + i_B = (\beta + 1)i_B$ and $i_E = \frac{\beta + 1}{\beta} i_C$

since $\beta \gg 1$, use $i_E \approx i_C$ for simplicity

Even in saturation mode, $i_C \gg i_B$, $i_E \approx i_C$