



Amplifiers

- Basic component of analog circuits including opamps (switches are basic component of digital circuits)





Load Line (Graphical analysis)

Q = quiescent point (operating point)

Q changes as I_B changes

Add sinusoidal source ΔV_{BB} in series with V_{BB}



- ΔI_B causes ΔI_C , which causes ΔV_{CE}
- I_B may be $\sim 10 \mu A$
- ΔI_B may be $\sim 10 \mu A$
- I_C may be $\sim 10 mA$ (βI_B)
- ΔV_{CE} ~~will~~ be $\sim R_C \Delta I_C$
- ΔI_C may be $\sim 1 mA$

- Output (ΔV_{CE}) is amplified form of ΔV_{BB}
- β , R_C , and R_B all play a role


Issues with amplifiers

- BJT must remain in active state
 - if $I_B + \Delta I_B < 0$, it reaches cut-off
 - at high current, it will reach saturation
- The inputs and outputs have unwanted DC components
 - eliminate by capacitive coupling
- The amplifier must be linear
 - trade-off between linearity and power consumption

Capacitive Coupling

- Capacitors are open circuits for DC
- for higher frequencies. $Z = \frac{1}{j\omega C}$
 - we can choose value of C so that impedance is small

Importance of superposition



Solve the circuit by superposition

- kill each source, and analyze the circuit with just the other source

Circuit #1


- Only DC source $\rightarrow$ capacitor is open circuit

$$V_{A1} = 0, \quad V_{B1} = 15 \frac{R_1}{R_1 + R_2}$$

Circuit #2

- R_1 and R_2 are in parallel

equivalent to :



This is a high-pass filter


$$V_{B2} = V_i \frac{R_B}{R_B + \frac{1}{j\omega C}} = V_i \frac{j\omega R_B C}{j\omega R_B C + 1}$$

$$\text{if } \omega R_B C \gg 1, \quad V_{B2} \approx V_i$$

$$V_A = V_{A1} + V_{A2} = 0 + V_i \cos(\omega t)$$

$$V_B = V_{B1} + V_{B2} = 15 \times \frac{R_1}{R_1 + R_2} + V_i \cos(\omega t)$$

- capacitor prevents DC voltage from appearing at point A
- Point B contains sum of both voltages



- Use capacitors at both the input and output to separate the signals

Notation

- Bias components: V_{BE} , I_B , etc. Upper
- Signal components: v_{be} , i_b , etc. lower
- Total: V_{BE} , I_B lower Upper

Superposition

- Can only really be used for linear circuits, and these are nonlinear
- with small signal model, we treat the transistor as approximately linear
- we extract the signals in the linear part of the circuit (not inside the transistor)

Fourier analysis

- We used sine waves in our analysis
- signals can always be decomposed into sine waves

DC Amplifiers (vs AC)

- With capacitive coupling we have an AC amplifier
- lower frequency cutoff determined by value of coupling capacitors
- different design needed for DC

Biasing

$$\begin{array}{c}
 \text{total} \quad \text{DC} \quad \text{signal} \\
 \downarrow \quad \downarrow \quad \downarrow \\
 V_{LE} = V_{CE} + v_{ce} \geq V_{D0} \\
 \rightarrow v_{ce} \geq -(V_{CE} - V_{D0})
 \end{array}$$

- this limits the negative values of v_{ce}
- transistor will enter saturation beyond that point

$$i_C > 0 \text{ and CE-KVL}$$

$$\rightarrow V_{CE} = V_{CE} + v_{ce} < V_{CC} \rightarrow v_{ce} < V_{CC} - V_{CE}$$

- this limits the positive values of v_{ce}
- transistor will enter cut-off beyond that point

For FETs

$$v_{DS} \geq V_{GS} - V_T \rightarrow v_{DS} > V_{GS} - (V_{DS} - V_{GS} + V_T) \approx -(V_{DS} - V_{GS} + V_T)$$

limits negative values, otherwise enters triode state

$$i_D > 0 \text{ and DS-KVL} \rightarrow v_{DS} < \dots$$

depends on DS-KVL, limits positive values, otherwise enters cut-off

usually choose Q point in the middle of load line

$$V_{CE} \approx 0.5 V_{CC} \text{ for BJT}$$

Power dissipation is also a consideration

$$P = V_{CE} I_C$$