


Issues with amplifiers

- BJT must remain in active state
 - if $I_B + \Delta I_B < 0$, it reaches cut-off
 - at high current, it will reach saturation
- The inputs and outputs have unwanted DC components
 - eliminate by capacitive coupling
- The amplifier must be linear
 - trade-off between linearity and power consumption

Capacitive Coupling

- Capacitors are open circuits for DC
- for higher frequencies, $Z = \frac{1}{j\omega C}$
 - we can choose value of C so that impedance is small

Importance of ~~the~~ superposition



Solve the circuit by superposition

- kill each source, and analyze the circuit with just the other source

Circuit #1


• Only DC source $\rightarrow$ capacitor is open circuit

$$V_{A1} = 0, \quad V_{B1} = 15 \frac{R_1}{R_1 + R_2}$$

Circuit #2

• R_1 and R_2 are in parallel

equivalent to :



This is a high-pass filter


$$V_{B2} = V_i \frac{R_B}{R_B + \frac{1}{j\omega C}} = V_i \frac{j\omega R_B C}{j\omega R_B C + 1}$$

$$\text{if } \omega R_B C \gg 1, \quad V_{B2} \approx V_i$$

$$V_A = V_{A1} + V_{A2} = 0 + V_i \cos(\omega t)$$

$$V_B = V_{B1} + V_{B2} = 15 \times \frac{R_1}{R_1 + R_2} + V_i \cos(\omega t)$$

- capacitor prevents DC voltage from appearing at point A
- Point B contains sum of both voltages



- Use capacitors at both the input and output to separate the signals

Notation

- Bias components: V_{BE} , I_B , etc. Upper
- Signal components: v_{be} , i_b , etc. lower
- Total: V_{BE} , I_B lower Upper

Superposition

- Can only really be used for linear circuits, and these are nonlinear
- with small signal model, we treat the transistor as approximately linear
- we extract the signals in the lower part of the circuit (not inside the transistor)

Fourier analysis


- we used sine waves in our analysis
- signals can always be decomposed into sine waves

DC Amplifiers (vs AC)

- With capacitive coupling we have an AC amplifier
- lower frequency cutoff determined by value of coupling capacitors
- different design needed for DC

Transistor Amplifiers


Two-port network



can be modeled with three elements:


- Input resistance $R_i = \frac{V_i}{i_i}$ (depends on R_L in general)
- Output resistance $R_o = -\frac{V_o}{i_o} \big|_{V_i=0}$
- (note - assume V_i applied directly to input port: $v_{sig} = V_i$, $R_{sig} = 0$)
- Open-loop gain $A_{vo} = \frac{V_{oc}}{V_i} = \frac{V_o}{V_i} \big|_{R_L \rightarrow \infty}$

Amplifier Model



Can solve any amplifier circuit once to determine these parameters
Similar to Thevenin theorem

Response to R_{sig} and R_L :




amplifier gain $A_v = \frac{V_o}{V_i} = \frac{R_L}{R_o + R_L} A_{v_o}$ (voltage divider at output)

$\frac{V_i}{V_{sig}} = \frac{R_i}{R_i + R_{sig}}$ (voltage divider at input)

$\frac{V_o}{V_{sig}} = \frac{V_i}{V_{sig}} \cdot \frac{V_o}{V_i} = \frac{R_i}{R_i + R_{sig}} \cdot A_v = \frac{R_i}{R_i + R_{sig}} \cdot A_{v_o} \cdot \frac{R_L}{R_o + R_L}$

- Note that A_{v_o} is the maximum amplifier gain
- to maximize $\frac{V_o}{V_{sig}}$, need $R_i \rightarrow \infty$, $R_o \rightarrow 0$
 - voltage controlled voltage source is "ideal" amplifier

2-stage amplifier



$$\frac{V_o}{V_{sig}} = \frac{R_{i1}}{R_{i1} + R_{sig}} \times A_{v01} \times \frac{R_{i2}}{R_{i2} + R_{o1}} \times A_{v02} \times \frac{R_L}{R_{o2} + R_L}$$

- To maximize voltage gain, input resistance of each stage must be much larger than the output resistance of the previous stage
- Often simpler to calculate A_v instead of A_{v0} ← no load
 ↑ load is present

$$\frac{V_o}{V_{sig}} = \frac{R_{i1}}{R_{i1} + R_{sig}} \times A_{v1} (R_L = R_{i2}) \times A_{v2} (R_L = R_L)$$

- Note that R_i may depend on R_L


Analysis of Transistor Amplifiers

- Calculate Bias Conditions
- Calculate small signal response
 - find g_m , r_o , (and r_e for BJT) from bias
 - zero the bias sources
 - assume capacitors are short circuits
 - replace transistor with small signal model
 - inspect circuit:
 - if prototype circuit, use formulas for that circuit
 - otherwise, find R_c , R_o , A_v , A_{v_o}
- Calculate frequency response
 - we will learn how to calculate low frequency poles due to coupling caps
 - you will learn more details of frequency response in ECE102


Common Drain and Common Collector Amplifiers

- Common Drain (Source follower)


- Note: Drain is grounded for small signals, so it is the "common" terminal of input and output




- Several circuits reduce to this form:



$$R_G = R_1 \parallel R_2$$





$$R_G \rightarrow \infty$$



$$R_G \rightarrow \infty, R_S \rightarrow \infty$$

Replace MOSFET with small signal model



- Note that R_S is parallel to R_L . In practice, R_S is often replaced by the load
- define $R_L' = R_S \parallel R_L$
- open-loop gain found by setting $R_L' \rightarrow \infty$

$$V_{gs} = V_i - V_o$$

$$V_o = g_m V_{gs} (r_o \parallel R_L') = g_m (r_o \parallel R_L') (V_i - V_o)$$

$$A_v = \frac{V_o}{V_i} = \frac{g_m (r_o \parallel R_L')}{1 + g_m (r_o \parallel R_L')} = \frac{g_m r_o R_L'}{r_o + R_L' + g_m r_o R_L'} \approx \frac{g_m R_L'}{1 + g_m R_L'}$$

Use $g_m r_o \gg 1$ to drop this term
then divide top + bottom by r_o

to find open-loop gain, set $R_L' \rightarrow \infty$, $r_o \parallel R_L' = r_o$

$$A_{v_o} = \frac{g_m r_o}{1 + g_m r_o} \approx 1$$


Because $A_{v_o} \approx 1$, $V_o = V_s \approx V_g = V_i \rightarrow$ output "follows" input voltage
 $\rightarrow$ called source follower

Input resistance:

$$R_i = R_G \quad - \text{no analysis needed}$$

Output resistance:

Zero out V_i , then find Thevenin resistance seen at output



$$V_{gs} = V_i - V_x = -V_x$$


$$i_x = -g_m V_{gs} + \frac{V_x}{r_o} = V_x \frac{g_m r_o + 1}{r_o}$$

$$R_o = \frac{r_o}{1 + g_m r_o} \approx \frac{1}{g_m} \rightarrow \text{typically small - a few hundred } \Omega$$


- Source follower has unity gain, but transforms high impedance to low impedance
- often used as a buffer or for the final stage in power amplifiers

Common Collector or Emitter Follower


- Same basic idea as source follower
- Note we have zeroed out the bias sources
- Many circuits can be reduced to this form
- Define $R_L' = R_E \parallel R_L$



Small signal model:



$\Rightarrow$



note $V_{be} = V_i - V_o$

$i_b = V_{be} / r_{\pi}$

$g_m r_{\pi} = \beta \gg 1$

total current flowing through r_o and R_L' is i_b and $g_m V_{be}$

$$V_o = (g_m V_{be} + \frac{V_{be}}{r_{\pi}}) (r_o \parallel R_L') \approx g_m V_{be} (r_o \parallel R_L') = g_m (r_o \parallel R_L') (V_i - V_o)$$

$$A_v = \frac{V_o}{V_i} \approx \frac{g_m (r_o \parallel R_L')}{g_m (r_o \parallel R_L') + 1} = \frac{g_m r_o R_L'}{r_o + R_L' + g_m r_o R_L'} \approx \frac{g_m R_L'}{1 + g_m R_L'}$$

$$A_v = \frac{R_L'}{R_L' + r_e} \quad \text{where } r_e \equiv \frac{1}{g_m}, \text{ typically a few tens of ohms}$$

$\uparrow$ use $g_m r_o \gg 1$

$$A_{vo} = \frac{g_m r_o}{1 + g_m r_o} \approx 1$$

known as Emitter Follower

To find R_i :

$$i_c = \frac{v_i}{R_B} + i_b \quad (\text{KCL}) \quad (\text{KVL})$$

$$v_i = i_b r_\pi + (i_b + g_m v_\pi)(r_o \parallel R_i) = i_b [r_\pi + (1 + g_m r_\pi)(r_o \parallel R_i)]$$

$$i_c = \frac{v_i}{R_B} + i_b = \frac{v_i}{R_B} + \frac{v_i}{r_\pi + (1 + \beta)(r_o \parallel R_i)}$$

$$\frac{1}{R_i} = \frac{i_c}{v_i} = \frac{1}{R_B} + \frac{1}{r_\pi + (1 + \beta)(r_o \parallel R_i)}$$

$$R_i = R_B \parallel [r_\pi + (1 + \beta)(r_o \parallel R_i)]$$

- note R_i depends on $R_L \rightarrow$ this amplifier is not unilateral

To find R_o :

Zero out v_i , Remove R_i , attach V_x



$$i_x = -g_m v_\pi + \frac{v_x}{r_o} + \frac{v_x}{r_\pi}$$

$$\text{note } v_\pi = -v_x$$

$$\frac{1}{R_o} = \frac{1}{i_x} = \frac{1}{-g_m} + \frac{1}{r_o} + \frac{1}{r_\pi} \rightarrow R_o = (1/g_m) \parallel r_o \parallel r_\pi \approx 1/g_m = r_e$$

$$\text{Since } g_m r_\pi \gg 1, g_m r_o \gg 1$$

- Unity gain, large input resistance, small output resistance