


## Issues with amplifiers

- BJT must remain in active state
  - if  $I_{DQ} + \Delta I_B < 0$ , it reaches cut-off
  - at high current, it will reach saturation
- The inputs and outputs have unwanted DC components
  - eliminate by capacitive coupling
- The amplifier must be linear
  - trade-off between linearity and power consumption

## Capacitive Coupling

- Capacitors are open circuits for DC
- for higher frequencies,  $Z = \frac{1}{j\omega C}$ 
  - we can choose value of  $C$  so that impedance is small

## Importance of superposition



Solve the circuit by superposition

- kill each source, and analyze the circuit with just the other source

### Circuit #1


- Only DC source  $\rightarrow$  capacitor is open circuit

$$V_{A1} = 0, \quad V_{B1} = 15 \frac{R_1}{R_1 + R_2}$$

### Circuit #2

- $R_1$  and  $R_2$  are in parallel

equivalent to :



This is a high-pass filter


$$V_{B2} = V_i \frac{R_B}{R_B + j\omega C} = V_i \frac{j\omega R_B C}{j\omega R_B C + 1}$$

if  $\omega R_B C \gg 1$ ,  $V_{B2} \approx V_i$

$$V_A = V_{A1} + V_{A2} = 0 + V_i \cos(\omega t)$$

$$V_B = V_{B1} + V_{B2} = 15 \times \frac{R_1}{R_1 + R_2} + V_i \cos(\omega t)$$

- capacitor prevents DC voltage from appearing at point A
- Point B contains sum of both voltages



- Use capacitors at both the input and output to separate the signals

### Notation

- Bias components:  $V_{BE}$ ,  $I_B$ , etc      upper<sub>upper</sub>
- Signal components:  $v_{be}$ ,  $i_b$ , etc      lower<sub>lower</sub>
- Total:  $V_{BE}$ ,  $i_B$       lower<sub>upper</sub>

### Superposition

- Can only really be used for linear circuits, and these are nonlinear
- with small signal model, we treat the transistor as approximately linear
- we extract the signals in the linear part of the circuit (not inside the transistor)

### Fourier analysis


- we used sine waves in our analysis
- signals can always be decomposed into sine waves

### DC Amplifiers (vs AC)

- With capacitive coupling we have an AC amplifier
- lower frequency cutoff determined by value of coupling capacitors
- different design needed for DC

## Transistor Amplifiers


### Two-port network



Can be modeled with three elements :


- Input resistance  $R_i = \frac{V_i}{i_i}$  (depends on  $R_L$ )  
in general
- Output resistance  $R_o = \frac{-V_o}{i_o} \Big|_{V_i=0}$   
(note - assume  $V_i$  applied directly to input port :  $v_{sig} = V_i$ ,  $R_{sig} = 0$ )
- Open-loop gain  $A_{vo} = \frac{V_{oc}}{V_i} = \frac{V_o}{V_i} \Big|_{R_L \rightarrow \infty}$

### Amplifier Model



Can solve any amplifier circuit once to determine these parameters  
Similar to Thvenin theorem

Response to  $R_{sig}$  and  $R_o$ :



amplifier gain


$$A_v = \frac{V_o}{V_i} = \frac{R_L}{R_o + R_L} A_{v0} \quad (\text{voltage divider at output})$$

$$\frac{V_i}{V_{sig}} = \frac{R_i}{R_i + R_{sig}} \quad (\text{voltage divider at input})$$

$$\frac{V_o}{V_{sig}} = \frac{V_i}{V_{sig}} \cdot \frac{V_o}{V_i} = \frac{R_i}{R_i + R_{sig}} \cdot A_v = \frac{R_i}{R_i + R_{sig}} \cdot A_{v0} \cdot \frac{R_L}{R_o + R_L}$$

- Note that  $A_{v0}$  is the maximum amplifier gain
- To maximize  $\frac{V_o}{V_{sig}}$ , need  $R_i \rightarrow \infty$ ,  $R_o \rightarrow 0$ 
  - Voltage controlled voltage source is "ideal" amplifier

## 2-stage amplifier



$$\frac{V_0}{V_{\text{sig}}} = \frac{R_{i1}}{R_{i1} + R_{\text{sig}}} \times A_{v1} \times \frac{R_{i2}}{R_{i2} + R_{01}} \times A_{v2} \times \frac{R_L}{R_L + R_C}$$

- To maximize voltage gain, input resistance of each stage must be much larger than the output resistance of the previous stage
- Often simpler to calculate  $A_v$  instead of  $A_v \leftarrow$  no load  
load is present

$$\frac{V_0}{V_{\text{sig}}} = \frac{R_{i1}}{R_{i1} + R_{\text{sig}}} \times A_{v1} (R_L = R_{i2}) \times A_{v2} (R_C = R_L)$$

- Note that  $R_i$  may depend on  $R_L$


## Analysis of Transistor Amplifiers

- Calculate Bias Conditions
- Calculate small signal response
  - find  $g_m$ ,  $r_o$ , ( $\text{and } r_s \text{ for JFET}$ ) from bias
  - zero the bias sources
  - assume capacitors are short circuits
  - replace transistor with small signal model
  - inspect circuit:
    - if prototype circuit, use formulas for that circuit
    - otherwise, find  $R_c$ ,  $R_o$ ,  $A_v$ ,  $A_{vo}$
- Calculate frequency response
  - we will learn how to calculate low frequency poles due to coupling caps
  - you will learn more details of frequency response in ECE102


## Common Drain and Common Collector Amplifiers

- Common Drain  
(Source follower)


- Note: Drain is grounded for small signals, so it is the "common" terminal of input and output




- Several circuits reduce to this form:



$$R_G = R_1 \parallel R_2$$





$$R_G \rightarrow \infty$$



$$R_G \rightarrow \infty, R_S \rightarrow \infty$$

Replace MOSFET with small signal model



- Note that \$R\_S\$ parallel to \$R\_L\$. In practice, \$R\_S\$ often replaced by the load
- define \$R\_L' = R\_S \parallel R\_L\$
- open-loop gain found by setting \$R\_L' \rightarrow \infty\$

$$V_{GS} = V_L - V_o$$

$$V_o = g_m V_{GS} (r_0 || R_L') = g_m (r_0 || R_L') (V_L - V_o)$$

$$A_v = \frac{V_o}{V_L} = \frac{g_m (r_0 || R_L')}{1 + g_m (r_0 || R_L')} = \frac{g_m r_0 R_L'}{r_0 + R_L' + g_m r_0 R_L'} \approx \frac{g_m R_L'}{1 + g_m R_L'}$$

↑ Use  $g_m r_0 \gg 1$  to drop this term  
then divide top+bottom by  $r_0$

To find open-loop gain, set  $R_L' \rightarrow \infty$ ,  $r_0 || R_L' = r_0$

$$A_v = \frac{g_m r_0}{1 + g_m r_0} \approx 1$$

Because  $A_v \approx 1$ ,  $V_o = V_S \approx V_g = V_L \rightarrow$  output follows input voltage  
→ called source follower

Input resistance:

$$R_i = R_G - \text{no analysis needed}$$

Output resistance:

Zero out  $V_L$ , then find Thevenin resistance seen at output



$$V_{GS} = V_L - V_o = -V_o$$


$$i_x = -g_m V_{GS} + \frac{V_o}{r_0} = V_o \frac{g_m r_0 + 1}{r_0}$$

$$R_o = \frac{r_0}{1 + g_m r_0} \approx \frac{1}{g_m} \rightarrow \text{typically small - a few hundred } \Omega$$


- Source follower has unity gain, but transforms high impedance to low impedance  
- often used as a buffer or for the final stage in power amplifiers

## Common Collector or Emitter Follower

- Same basic idea as source follower
- Note we have zeroed out the bias sources
- Many circuits can be reduced to this form
- Define  $R_L' = R_E || R_L$



Small signal model:



$$\text{note } V_{\text{th}} = V_i - V_o$$

$$i_b = V_{\text{th}} / r_{\text{th}}$$

$\cancel{g_m r_{\text{th}} = \beta \gg 1}$  total current flowing through  $r_o$  and  $R_L'$  is  $i_o$  and  $g_m V_a$

$$V_o = \left( g_m V_a + \frac{V_o}{r_o} \right) (R_o || R_L') \approx g_m V_a (R_o || R_L') = g_m (R_o || R_L') (V_i - V_o)$$

$$A_v = \frac{V_o}{V_i} \approx \frac{g_m (R_o || R_L')}{g_m (R_o || R_L') + 1} = \cancel{\frac{g_m R_o R_L'}{R_o + R_L' + g_m R_o R_L'}} = \frac{g_m R_o R_L'}{R_o + R_L' + g_m R_o R_L'} \approx \frac{g_m R_o}{1 + g_m R_o}$$

$$A_v = \frac{R_L'}{R_L' + r_o} \quad \text{where } r_o = \frac{1}{g_m}, \text{ typically a few tens of ohms}$$

$$A_{v0} = \frac{g_m R_o}{1 + g_m R_o} \approx 1$$

known as Emitter Follower

To find  $R_i$ :

$$\hat{i}_i = \frac{V_i}{R_B} + \hat{i}_b \quad (\text{KCL}) \quad (\text{KVL})$$

$$V_i = \hat{i}_b r_a + (\hat{i}_b + g_m V_a)(r_{\text{oll}} || R_L) = \hat{i}_b [r_a + (1 + g_m r_a)(r_{\text{oll}} || R_L)]$$

$$\hat{i}_i = \frac{V_i}{R_B} + \hat{i}_b = \frac{V_i}{R_B} + \frac{V_i}{r_a + (1 + \beta)(r_{\text{oll}} || R_L)}$$


$$\frac{1}{R_i} = \frac{\hat{i}_i}{V_i} = \frac{1}{R_B} + \frac{1}{r_a + (1 + \beta)(r_{\text{oll}} || R_L)}$$

$$R_i = R_B || [r_a + (1 + \beta)(r_{\text{oll}} || R_L)]$$

- Note  $R_i$  depends on  $R_L \rightarrow$  this amplifier is not unilateral

To find  $R_o$ :

Zero out  $V_i$ , Remove  $R_i$ , attach  $V_x$



$$\hat{i}_x = -g_m V_a + \frac{V_x}{r_o} + \frac{V_x}{r_a}$$

$$\text{note } V_a = -V_x$$

$$\frac{1}{R_o} = \frac{1}{g_m} + \frac{1}{r_o} + \frac{1}{r_a} \rightarrow R_o = \left(\frac{1}{g_m}\right) || r_{\text{oll}} || r_a \approx \frac{1}{g_m} = r_e$$

$$\text{Since } g_m r_a \gg 1, g_m r_o \gg 1$$

- High gain, large input resistance, small output resistance