



MOSFET Inverters and Switches

NMOS inverter




no resistor needed
this is a voltage controlled device
when V_{in} is high, V_o can be
anywhere between 0 and $V_{DD} - V_t$
(it's in triode mode)

- V_o is determined by value of R_D



BJT inverter





needs base resistor
to convert input voltage into current
and keep $V_{BE} \approx V_{DD}$
When V_i is high, $V_o = V_{CE} = V_{sat} \approx 0.2V$

- Want largest possible R_D
- remember - in triode mode, transistor behaves as variable resistor
- V_o determined by voltage divider between R_D and r_{DS} of transistor

Complementary MOS (CMOS)

Combine NMOS + PMOS on same chip



Both transistors are designed to have same threshold voltage

$$V_{tn} = V_t = |V_{tp}|$$

• $V_{GS1} = V_i$, $V_{SG2} = V_{DD} - V_i$, $V_o = V_{DS1} = V_{DD} - V_{SD2}$, $i_{D1} = i_{D2}$

for $V_i = 0$

$$V_{GS1} = 0 < V_t \rightarrow \text{NMOS is cut off, } i_{D1} = 0$$

$$V_{SG2} = V_{DD} > V_t \rightarrow \text{PMOS is ON, but } i_{D2} = i_{D1} = 0$$


Q_2 is in triode mode - acts as resistor

$$\text{but } i_{D2} = 0 \rightarrow V_{SD2} = 0$$

$$\text{so } \underline{V_o = V_{DD}}$$



Similarly, when $V_i = V_{DD}$, $V_o = 0$

This circuit functions as an inverter



Advantages of CMOS

- No resistors needed - less power consumed, and can be smaller
- ON and OFF levels are all the way at supply and ground
- No current flow in either state (but there is switching current)



Maximum Current Flow

$$k_n' \frac{W}{L} = k_p' \frac{W}{L} = 0.5 \text{ mA/V}^2$$

$$V_{DD} = 12 \text{ V}, V_T = 2 \text{ V}$$


when $V_I = 6 \text{ V}$


$$\begin{aligned} \text{NMOS: } V_{GS} - V_T &= 4 \text{ V} \rightarrow \text{ON} \\ \text{PMOS: } V_{SG} - |V_T| &= 4 \text{ V} \rightarrow \text{ON} \end{aligned} \quad \left. \begin{array}{l} \\ \end{array} \right\} \text{assume saturation}$$

$$I_{D1} = \frac{1}{2} k_n' \frac{W}{L} (V_{GS} - V_T)^2 = 4 \text{ mA}$$

by symmetry, $V_O = 6 \text{ V}$

$$V_{DS} > V_{GS} - V_T \rightarrow \text{saturation } \checkmark$$



CMOS NAND gateProcedure to solve CMOS gates

- 1) for a set of voltages V_i find V_{GS} for all transistors
determine which are ON or OFF
- 2) Set $i_D = 0$ for all transistors that are OFF
use KCL to find i_D for other transistors
- 3) look for transistors that are ON but with $i_D = 0$
these are in triode mode with $V_{DS} = 0$
- 4) Use KVL to find V_o based on V_{DS}

For $V_1 = V_2 = 0V$

$$V_{GS1} = 0 < V_T \rightarrow Q_1 \text{ is OFF} \rightarrow i_{D1} = 0$$

Current through all transistors is 0

$$\left. \begin{array}{l} V_{SG3} = V_{DD} > |V_T| \\ V_{SG4} = V_{DD} > |V_T| \end{array} \right\} Q_3 \text{ and } Q_4 \text{ ON but with } i_D = 0$$

Q_3 and Q_4 in triode region, with $V_{SD} = 0$

$$\rightarrow V_o = V_{DD}$$

For $V_1 = V_2 = V_{DD}$

$$V_{SG3} = V_{SG4} = 0 < |V_T| \rightarrow Q_3 \text{ and } Q_4 \text{ OFF} \rightarrow i_D = 0$$

Q_1 and Q_2 ON, but with ~~the~~ $i_D = 0 \rightarrow V_{GS} = 0$ (triode)

$$\rightarrow V_o = 0$$

For $V_1 = 0, V_2 = V_{DD}$

Q_1 is OFF and Q_3 is ON

Q_2 is ON and Q_4 is OFF

The lower path (Q_1 and Q_2) is OFF

The upper path (Q_3 or Q_4) is ON

$$V_o = V_{DD}$$

	V_1	
	0	1
V_2	0	1
	1	0

NAND

Review:

BJT:

current-controlled device

cutoff: $V_{BE} < V_{D0} \rightarrow i_C = 0$

active: $V_{BE} = V_{D0}$, $i_C = \beta i_B$

saturation: $V_{CE} < V_{D0} \rightarrow V_{CE} = V_{sat} (\approx 0.2V)$, $i_C < \beta i_B$

PNP works the same way, but all voltages, currents are reversed

FET:

voltage controlled device

cutoff: $V_{GS} < V_T \rightarrow i_D = 0$

saturation: $V_{DS} > V_{GS} - V_T \rightarrow i_D = \frac{1}{2} k_n' \frac{W}{L} (V_{GS} - V_T)^2 (1 + \lambda V_{DS})$

triode: $V_{DS} < V_{GS} - V_T \rightarrow i_D = \frac{1}{2} k_n' \frac{W}{L} [2(V_{GS} - V_T) \underset{V_{DS}}{V_{DS}} - V_{DS}^2]$

PMOS works the same way, but all voltages, currents are reversed